



SSC8415GS6B

P-Channel Enhancement Mode MOSFET

➤ Features

VDS	VGS	RDSON Typ.	ID
-20V	±12V	35mR@-4V5	-4A
		44mR@-2V5	

➤ Description

This device is produced with high cell density DMOS trench technology, which is especially used to minimize on-state resistance. This device particularly suits low voltage applications such as portable equipment, power management and other battery powered circuits, and low in-line power dissipation are needed in a very small outline surface mount package.

➤ Applications



- Load Switch
- Portable Devices
- DCDC conversion

➤ Ordering Information


Device	Package	Shipping
SSC8415GS6B	SOT23	3000/Reel

➤ Pin configuration

Top view



SOT23



Marking



➤ **Absolute Maximum Ratings**($T_A=25^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain-to-Source Voltage	-20	V
V_{GSS}	Gate-to-Source Voltage	± 12	V
I_D	Continuous Drain Current ^a	-4	A
I_{DM}	Pulsed Drain Current ^b	-22	A
P_D	Power Dissipation ^c	0.9	W
P_{DSM}	Power Dissipation ^a	0.55	W
T_J	Operation junction temperature	-55 to 150	$^{\circ}\text{C}$
T_{STG}	Storage temperature range	-55 to 150	$^{\circ}\text{C}$

➤ **Thermal Resistance Ratings**($T_A=25^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Typical	Maximum	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ^a		230	$^{\circ}\text{C}/\text{W}$
$R_{\theta JC}$	Junction-to-Case Thermal Resistance		140	

Note:

- The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz.copper,in a still air environment with $T_A=25^{\circ}\text{C}$.The value in any given application depends on the user is specific board design. The current rating is based on the $t \leq 10\text{s}$ thermal resistance rating.
- Repetitive rating, pulse width limited by junction temperature.
- The power dissipation P_D is based on $T_J(\text{MAX})=150^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.




➤ **Electronics Characteristics**($T_A=25^{\circ}\text{C}$ unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Typ.	Max	Unit
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-10\mu A$	-20			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu A$	-0.4	-0.6	-0.9	V
$R_{DS(on)}$	Drain-Source On-Resistance	$V_{GS}=-4.5V, I_D=-3.5A$		35	40	mR
		$V_{GS}=-2.5V, I_D=-3A$		44	60	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-20V, V_{GS}=0V$			-1	μA
I_{GSS}	Gate-Source leak current	$V_{GS}=\pm 12V, V_{DS}=0V$			± 100	nA
G_{FS}	Transconductance	$V_{DS}=-5V, I_D=-3.5A$		9.2		S
V_{SD}	Forward Voltage	$V_{GS}=0V, I_S=-1.6A$	-0.5	-0.75	-1.2	V
C_{iss}	Input Capacitance	$V_{DS}=-10V, V_{GS}=0V,$ $f=1MHz$		869		pF
C_{oss}	Output Capacitance			265		
C_{rss}	Reverse Transfer Capacitance			258		
$T_{D(ON)}$	Turn-on delay time	$V_{DS}=-10V,$ $I_D=-1.0A, R_L=6R,$ $V_{GS}=-4.5V, R_G=6R$		12		ns
T_r	Rise time			8.9		
$T_{D(OFF)}$	Turn-off delay time			45		
T_f	Fall time			15		
Q_G	Total Gate Charge	$V_{DS}=-10V, V_{GS}=-4.5V,$ $I_D=-5A$		12		nC
Q_{GS}	Gate to Source Charge			2.1		
Q_{GD}	Gate to Drain Charge			2.4		




➤ **Typical Characteristics** ($T_A=25^\circ\text{C}$ unless otherwise noted)




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current




On-Resistance vs. Gate-to-Source Voltage



On-Resistance vs. Junction Temperature




Safe Operating Area, Junction-to-Ambient






➤ Package Information






➤ Tape and Reel



ϕA	ϕN	ϕB	C	W1	W2	W3
178±2	54±2	13.2±0.3	2.2±0.3	9.5±1	13 _{max}	1.4±0.4



Symbol	A0	A1	B0	B1	K0	D0	D1	P0
Spec	3.15±0.10	1.15±0.10	2.80±0.10	2.15±0.10	1.30±0.10	1.55±0.10	1.10±0.10	4.00±0.10
Symbol	P1	W	E	P2	T	10*P0	F	
Spec	4.00±0.10	8.00±0.10	1.75±0.10	2.00±0.10	0.21±0.02	40.00±0.10	3.50±0.10	



DISCLAIMER

AFSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. AFSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.